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Abstract- In this paper, an Experimentation Framework for 
project-based learning in Electronics is developed to bridge the 
gap in practical electronics mastery amongst undergraduates 
of electrical engineering. The framework comprises of an 
Electronics Laboratory Trainer (AEL-350) and a practical 
handbook. The All-in-One Electronics Laboratory Trainer 
(AEL-350) can be used for the conventional hardware 
experiments, in addition to component emulation where the 
components are not easily available.  Additionally, the practical 
handbook which doubles as a manual and a tutorial is written 
for the Laboratory Trainer. Microcontrollers and multiple 
displays formed the heart of the design of the Electronics 
Laboratory Trainer. Proteus, Livewire and Eagle PCB 
Simulation software were used for circuit design and 
simulation. Also MIDE compiler was used to debug the 
embedded C Program. The AEL-350 Trainer has several on-
board components and sensors, multiple-outputs double rail 
power supply unit, 8-bit TTL outputs and inputs, de-bounced 
clock, peripheral interface controller and double-sized 
breadboard to make it flexible for users to perform up to 350 
experiments and projects for mastery of electronics design and 
implementation. The AEL-350 is portable, with a dimension of 
36cm x 35cm. 
Index Term-:  Experimentation Framework. Project-based 
learning. Circuit Emulation. Microcontrollers. Electronics 
Trainer. 
I. INTRODUCTION 
  Although, Nigeria and many other sub-Saharan African 
countries have been producing graduates in electro-
technology from higher institutions and technical colleges 
for over forty years, all electronic gadgets and equipment 
are still imported from the western world. The graduates do 
not seem to acquire the requisite practical knowledge of 
electronics while in the school. Employers find most 
graduates unable to support or reconfigure electronic 
equipment when challenged.  
  A study carried out revealed that part of the problem is the 
method of teaching electronics in schools. For the practical, 
one of the mostly used equipment is the Electronics 
Laboratory Trainer.  
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Different types of Electronics Laboratory Trainer systems 
are already developed for various applications. The common 
goal of all is to make electronics laboratory practical easier, 
enjoyable and understandable to students. However, the 
Electronics Laboratory Trainer systems are expensive; many 
schools do not acquire enough units. Consequently, the 
students do not have adequate access time for hands-on 
training. Additionally, most of the experiments designed for 
use on the lab trainers are to verify  
laws and theorems. Thus, the prevailing teaching method, 
whereby lectures are delivered in the classrooms and lab 
trainers are used to verify laws do not ensure that graduates 
can design and build systems.  
  This traditional method limits students to primitive and 
stereotype reasoning instead of creative and adaptive 
reasoning. The teaching and learning method for electronics 
have since changed to integrated and project-based learning. 
Project-Based Learning (PBL) is a model that organizes 
learning around projects. Project-based learning was 
promoted by the Buck Institute for Education in the late 
1990s, in response to school reform efforts of that 
time (Thomas, 1998; Jones, Rasmussen, & Moffitt, 1997; 
Thomas, Mergendoller, & Michaelson, 1999). Project-based 
learning provides students with complex tasks based on 
challenging questions or problems that involve the students' 
problem solving, decision making, investigative skills, and 
reflection that includes teacher facilitation, but not direction.  
 Project-based learning approach has the potential to fill the 
gap in teaching and learning electronics. It offers a wide 
range of benefits to both students and teachers. For students, 
the benefits of project-based learning include: increased 
attendance, growth in self-reliance, opportunities to develop 
complex skills, such as higher-order thinking, problem-
solving, collaboration, communication and improved 
attitudes toward learning (Thomas, 2000), (Boaler, 1997; 
SRI, 2000 ), (SRI, 2000).  
  In this paper, an experimentation platform for project-
based learning in electronics is developed and used to 
implement an affordable electronics trainer which can be 
used to perform up to 350 experiments and projects for 
improved acquisition of sound practical electronics 
knowledge.  
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II.  MATERIALS AND METHODS 
A. The Experimentation Framework for Project-Based 
Learning in Electronics 
  After careful review of the literature on project-based 
learning and electronics teaching aids currently in use, it 
became obvious that the requirement for the development of 
an experimentation framework for project-based learning in 
electronics will incorporate multiple factors. These will 
include the design and construction of the electronics 
laboratory trainer and the development of a user enhanced 
practical manual/handbook with instructions on how to use 
the trainer and how to design electronic circuits. The 
amalgamation of these two requirements will provide the 
platform for the design methodology for the development of 
experimentation framework for project-based learning in 
electronics.  This paper concentrates on the first 
requirement, design of the electronics laboratory trainer. 
  The Electronics Laboratory Trainer is designed to provide 
for a user to be able to perform many experiments and build 
up to 350 electronic circuits and projects; hence it has been 
named “All in One Electronics Laboratory” (AEL-350). 
The Trainer can be used for running laboratory experiments 
in colleges, polytechnics and universities, as well as by 
hobbyist or students who want to learn electronics on their 
own. 
 
B. Materials Used for the Design and Implementation of the 
“All-in-One Electronics Laboratory” (AEL-350) Trainer 
  With direct reference to the design requirements, the 
materials and methods used for both the hardware and 
software aspect are thus presented. These materials were 
chosen after careful selection and considerations. The key 
materials include: 
a) Microcontrollers: 89C55 microcontroller, 
PIC 16F887 and PIC 2550 
microcontroller. 
b) Liquid Crystal Display and Seven 
Segments Display 
c) On Board Components and Sensors 
d) Resistors, Capacitors, Switches and 
Connectors 
e) Proteus 8. Simulation Software 
f) Life Wire Simulation Software and Eagle 
6.1.0 Professional 
C. The Design and Development of AEL-350 Trainer 
  Modular blocks were separately designed and then 
assembled to form a complete system. The Trainer block 
diagram is presented in Figure 1. The design of the system 
was implemented first with Proteus 8.0 simulation software. 
Thereafter, various blocks were designed, linked and tested. 
A printed circuit board was developed while C 
programming language was employed for the generation of 
the source code for the embedded program for the control 
logic as well as the emulator logic. Mide-51 package 
compiler was used for code running and debugging. Various 
components are made available onboard by soldering them 
directly to the printed circuit board, while their terminals 
were made available to the user for possible deployment. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 1: All-in-One Electronics Laboratory (AEL-350) 
Trainer block diagram. 
 
D. The AEL-350 Circuit Diagram 
  The circuit diagram was designed with Proteus 8.0 
Professional. Proteus 8 consists of a single application 
PDS.EXE. It is the framework or container which hosts all 
of the functionalities of Proteus. ISIS, ARES, 3DV all open 
as tabbed windows within this framework and therefore all 
have access to the common database. Proteus 8 is a single 
application with many service modules offering different 
functionalities (schematic capture, PCB layout, etc.).  The 
wrapper that enables all of the various tools to communicate 
with each other consists of three main parts namely, 
application framework, common database and live netlist. 
Figure 2 shows the complete circuit diagram of the AEL-
350 Trainer. As shown in Figure 2, the power supply is of 
dual sources. A detachable 9V battery is fed into the J1-J2 
terminal as one of the power sources (top left corner of 
Figure 2). While a detachable centre tap 15V transformer 
has its secondary terminals connected to terminals J3, J4 and 
J5 respectively.   
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Figure 2: Complete Circuit Diagram for AEL-350 (Proteus 
8.0 Circuit Simulation and Design). 
  In Figure 2, BR1 is a bridge rectifier used for voltage 
rectification while capacitors C4 and C5 are for smoothing 
the DC voltage. Various voltage regulators both positive and 
negative were used to regulate voltage levels (U2, U3, U4 
and U5). Multiple voltage outputs will enable the Trainer to 
be useful for various types of experiments. The 5V regulator 
is used for voltage regulation for the onboard circuit. 
Another 5V regulator equally provides TTL logic level for 
the level switches such that logic “1” has TTL high value of 
5V and logic “0” value 0V. Eight switches SW1 to SW8 are 
used for these purposes. They simply switch 5V to the 
intended destination once they are made, and 0V when 
unmade.  Light Emitting Diodes (LED) D1 to D8 are 
connected to the terminals of the contact level switches such 
that they either glow for logic 1 or they stay off for logic 0, 
also LED D9 to D16 are used as output monitor for circuits. 
These help in monitoring signal level and drawing truth 
table in logic gate circuitry. 
  Figure 3 is a snapshot of the second part of the design 
exported from Eagle 6.0 Professional. It shows the 
development board for both ATMEL microcontroller and 
PIC controller. Unlike the first part of the circuit shown in 
Figure 2 where an embedded program control the circuit 
operation, this part of the circuit has no embedded program. 
It is meant to be manipulated by the user as the used deems 
fit. An onboard microcontroller and PIC controller with free 
ports are left to user’s discretion for performing various 
experiments.  
Several displays such as a liquid crystal display, seven 
segment display and light emitting diodes are onboard.  
The photograph of the AEL-350 is shown in Figure 4. 
 
 
Figure 3: Circuit Diagram of Microcontroller Development 
Board (Snap Shot from Eagle 6.1.o Professional). 
 
 
Figure 4: Photo of AEL-350 Trainer. 
 
E.  AEL-350 Trainer Operation 
  The upper part of the Trainer shown in Figure 4 is 
designed for performing experiments by emulation. It has 
Atmel 8955 Microcontroller; an embedded program burned 
into it makes possible emulation of digital Integrated Circuit 
(IC) experiments. All experiments on emulation use the first 
Liquid Crystal Display. The Keypad on the top right hand 
side of the Trainer; is the input element for the 
Microcontroller. Normal contact switches were arranged to 
form the Keypad. The main advantage of this approach is 
that each button can be replaced independently without 
having to change the entire Keypad. 
  Using the Keypad, various experiments can be performed 
by emulation. The star button (*) is used to select Logic gate 
experiments while numbers 1 to 6 are used to select various 
logic gates. The “#” button is used to select digital circuit 
experiments while numbers 1 to 7 are used to select various 
digital circuitries such as RS latches, D, JK flip flop and 
others.  
  The lower part of the Trainer is for hardware experiments 
and for building projects. It contains an LED, breadboard, 
onboard components and the dual rail power supply. 
An Experimentation Framework for Project- Based Learning in Electronics 
 
                                                                                 111                                                                            www.ijntr.org 
Various components can be inserted on the breadboard for 
building circuits or performing experiments. About 350 
experiments and projects can be performed to have a very 
good understanding of electronics. 
 
III. EXPERIMENTS AND TESTS 
A.  Modular Circuit Testing 
  The AEL-350 Trainer was tested in stages, firstly the 
simulated circuit was tested through some simulation 
software namely Proteus 8.0 Professional and Life Wire 
simulation software.  While the circuit diagram was 
completely designed and tested with Proteus 8.0, the Life 
Wire simulation software was used alongside Proteus in the 
test experimentation part of the work. Some observations 
and test results were made and obtained respectively. These 
test results are referred here as PROTEUS snaps shots and 
are shown under the subsequent subsections and figures. 
Each module was found performing according to design 
specifications. 
B. The Power Supply Module 
  The power supply module is as important as the control 
part of this work. This is because it does not only supply the 
needed power for the Trainer but it also supplies power for 
the various breadboard experiments both for analogue and 
digital circuitry. Multiple test instruments like DC 
Voltmeters, AC Voltmeter and Ammeter were used to 
ascertain the level of compliance with design specification 
and objectives. The voltmeter monitored both the input and 
output voltage sources and necessary adjustment was made 
to the Proteus design to ensure consistency with design 
specification. 
  The input voltages are 220Vac and 18Vdc. While the 
output voltages were found to be +5V, +9V, +12V, (+1V – 
+25V variable) and -5V, -9V and -15V negative dc voltages 
as designed. The +5V supply was replicated thrice to power 
the onboard circuit while the remaining parts of the power 
supply was made available for the external experiments. 
 
C.  Control Logic Test 
  Figure 5 shows the Trainer Liquid Crystal Display in a 
Proteus snap shot. The simulation showed the control logic 
is working according to design specification. The embedded 
C program in the microcontroller uses the Liquid Crystal 
Display (Figure 5) to present a user friendly interface by 
asking the user to make choice of either pressing character * 
for Logic Gate Experiments by Emulation method or to 
Press # for Digital Circuit Experiments by Emulation 
Method. 
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Figure 5: Trainer Liquid Crystal Display (Proteus 
Snapshot).  
 
 
         D.  Logic Gate Experiments 
  Figure 6 and Figure 7 show Proteus Snapshot for Logic 
gate Experiments. While the entire Control Logic Circuit is 
shown in Figure 6, only the LCD interface was shown in 
Figure 7. These Snapshots were the result obtained by 
selecting the * button on the key pad as requested in Figure 
5 above. 
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Figure 6: Logic Gate Experiments by Emulation (Proteus 
Snapshot). 
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Figure 7: LCD Interface for Logic Gate Experiments by 
Emulation (Proteus Snapshot). 
As implied by the liquid crystal display, the user is given six 
experiment options 
Press 1 for OR gate experiment by Emulation 
Press 2 for AND gate Experiment by Emulation 
Press 3 for XOR gate Experiment by Emulation 
Press 4 for NOR gate Experiment by Emulation 
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Press 5 for NAND Gate Experiment by Emulation Method 
Press 6 for XNOR Gate Experiment by Emulation Method 
 
E.  Digital Circuit (Flip Flop) Experiments 
  On the other hand, selecting the # button gives the user the 
other option for digital circuit and flip-flop experiments. 
This is exemplified by the device read out as shown in 
Figure 8 and Figure 9 
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Figure 8: Digital Circuit Experiment by Simulation (Proteus 
Snap Shot). 
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Figure 9: Digital Circuit Experiment by Simulation (Proteus 
Snap Shot). 
The interface gave 5 experiment options namely: D Flip 
Flop, JK Flip Flop,SR Flip Flop, Decoder and Encoder. 
  To perform any of these experiments, the corresponding 
number must be selected on the Keypad. Following the steps 
above, the equipment successfully performed numerous 
logic gates and other electronics experiments.  
 
 
 
IV. RESULTS AND DISCUSSION 
  The forgoing has been the Proteus snapshots to prove the 
correctness of the design. The actual photograph of the 
upper part of AEL-350 designed for experimentation by 
emulation (performing experiments without components) is 
shown in Figure 10 with the equipment powered on. 
 
 
 
 
Figure 10: Photograph of upper Section of AEL-350 when 
powered on. 
 
  The lower part, Figure 11, has all the necessary 
components found on microcontroller boards and more. 
Various types of microcontroller based projects can be 
carried out on this section.  
 
Figure 11: The Microcontroller Board Section. 
 
  A user can perform digital systems experiments severally 
to enable the user have very good understanding without the 
use of the actual components. Thereafter, he or she can now 
build actual circuits on the breadboard on the Lower section.  
  The AEL-350 equipment is rugged and affordable so that 
institutions can purchase many modules for their labs. 
Additionally, hobbyists and individual students can also buy 
it for themselves. A pilot study carried out with a technical 
school revealed that at the end of the semester, majority of 
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the students  demonstrated a good understanding in 
designing and building circuits. 
  As a Microcontroller board, the AEL-350 user is at liberty 
to use desired port of the microcontroller to drive any of the 
displays. This flexibility is made possible by terminating the 
microcontroller’s ports and the display ports on sets of well 
labeled sockets, such that jumper wires are used for external 
connection. Unlike most other trainers, this opportunity to 
determine the port assignment as the user deems fit is an 
added advantage that will enable the user get very versatile 
with the microcontrollers. Besides this, the very fact that IC 
sockets were used onboard will also enable the use of many 
other highly compatible microcontrollers with this 
development board. 
 
V.  CONCLUSION AND RECOMMENDATIONS 
A.  Conclusion 
  A comprehensive but handy multipurpose electronics 
laboratory trainer has been carefully developed as a viable 
framework for project-based learning in the field of 
electronics. Almost every kind of analogue, digital and opto-
electronics experiments can be carried out using the 
equipment. The Trainer incorporates both hardware and 
embedded software. The hardware was designed according 
to the project objectives and specifications. While necessary 
components calculations were made, the manufacturer’s 
data sheet was consulted to ascertain the parameters of some 
specific components. The Microcontroller used was 
programmed using embedded C language. This however 
was used primarily for the control logic. Circuits were tested 
and simulated with Proteus 8.0 and Eagle Professionals 
Simulation software. The printed circuit board was 
developed primarily with Eagle 6.1.0 simulation software. 
An additional simulation software called Lifewire was used 
for developing the practical handbook.   
B. Recommendations 
  In other to drive home the objectives of this work and the 
problems it intended to solve, the following 
recommendations are thus made. 
a) That some relevant curriculum on electronics be 
redeveloped to follow project-based delivery approach 
for enhanced practical knowhow and effective learning. 
b) That the equipment be further improved to make it 
smaller in size. 
C. Contribution to Knowledge 
An experimentation platform as a solution to the noticeable 
deficiency in practical know-how has been developed with 
multiple experimentation capability. AEL-350 is simpler 
and cheaper than the other trainers in the market. To ensure 
proper mastery of electronics design, a tutorial/manual is 
developed for the Trainer.  Finally, AEL-350 is an 
indigenous design that will definitely have the designer 
within reach with the parts readily made available for 
maintenance purposes. 
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